SPIROC is an auto-triggered, bi-gain, 36-channel ASIC which allows to measure on each channel the charge from one photoelectron to 2000 and the time with a 100ps accurate TDC. An analogue memory array with a depth of 16 for each channel is used to store the time information and the charge measurement. A 12-bit Wilkinson ADC has been embedded to digitize the analogue memory content (time and charge on 2 gains). The data are then stored in a 4kbytes RAM. A very complex digital part has been integrated to manage all theses features and to transfer the data to the DAQ which is described on [2].
I. FIRST GENERATION SIPM READOUT: FLC_SIPM HE CALICE collaboration has designed an analogue HCAL prototype using Scintillating fibers read out by SiPM detectors. That 8000-channel physics prototype is currently in test beam at CERN. The read-out of that detector is ensured by an analogue front-end chip called FLC_SIPM [1] . The chip is designed in a 0.8μm CMOS technology of AMS 1 and has an area of 10 mm 2 ( fig. 3 ). Around 1000 circuits have been produced at the end of 2004 and are packaged in a QFP100 case. The FLC_SiPM is an 18-channel charge input front-end circuit. It provides a shaped signal proportional to the input charge. The chip houses 18 channels made of a low noise variable-gain charge preamplifier followed by a CRRC² shaper with a variable shaping time. Each of the shaper output comes into a track and hold system giving a single multiplexed output. Connecting the SiPM to our chip we can clearly observe peaks for 1 photo-electron, 2 p.e., 3 p.e. and so on as shown in figure 4 . The signal to noise ratio obtained for single pixel signal is about 4. 
A. SPIROC: an ILC dedicated ASIC
The SPIROC chip has been designed to meet the ILC hadronic calorimeter with SiPM readout [4] . The next figures (5 and 6) show an AHCAL scheme. One of the main constraints is to have a calorimeter as dense as possible. Therefore any space for infrastructure has to be minimized. One of the major requirements is consequently to minimize power to avoid active cooling in the detection gap. The aim is to keep for the DAQ-electronics located inside the detection gaps the power as low as 25 μW per channel. The SPIROC chip is a 36-channel input front end circuit developed to read out SiPM outputs. The block diagram of the ASIC is given in Figure 8 . Its main characteristics are given in Table 1 
C. SPIROC analogue core
Each channel includes an input DAC which allows to adjust the SiPM high voltage on 5 Volts, and consequently the detector gain.
Two variable preamplifiers allow to obtain the requested dynamic range (from 1 to 2000 photoelectrons) with a level of noise of 1/10 photoelectron.
Then, these charge preamplifiers are followed by two variable CRRC² slow shapers (50 ns-175 ns) and two 16-deep Switched Capacitor Array (SCA) in which the analogue voltage will be stored.
A voltage 300 ns ramp gives the analogue time measurement. The time is stored in a 16-deep SCA when a trigger occurs
In parallel, trigger outputs are obtained via fast channels made of a fast shaper followed by a discriminator. The trigger discriminator threshold is given by an integrated 10-bit DAC common to the 36 channels. This threshold is finely tuneable on additional 4 bits channel by channel. The discriminator output feeds the digital part which manages the SCA.
The complete scheme of one channel is shown on figure 8 
D. Embedded ADC
The ADC used in SPIROC is based on a Wilkinson structure. Its resolution is 12 bits. As the default accuracy of 12 bits is not always needed, the number of bits of the counter can be adjusted from 8 to 12 bits.
This type of ADC is particularly adapted to this application which needs a common analogue voltage ramp for the 36 channels and one discriminator for each channel. The ADC is able to convert 36 analogue values (charge or time) in one run (about 100 μs at 40 MHz). If the SCA is full, 32 runs are needed (16 for charges and 16 for times).
E. Expected analogue performance
The new analogue chain in SPIROC allows the single photo electron calibration and the signal measurement to be on the same range, simplifying greatly the absolute calibration.
An analogue simulation of a whole analogue channel is shown in figure 9 . It is obtained with an equivalent charge of 1 photoelectron (160 fC at SiPM gain 10 6 ).
For the time measurement, the simulation shows a gain of 120 mV per photoelectron with a peaking time of 15 ns on the "fast channel" (preamplifier + fast shaper). The noise to photoelectron ratio is about 24 which is quite comfortable to trigger on half photoelectron. For the energy measurement, the simulation gives a gain of 10 mV per photoelectron with a peaking time of about 100 ns on "high gain channel" (high gain preamplifier + slow shaper). The noise to photoelectron ratio is about 11 and should be sufficient for the planned application. On the "low gain channel", the noise to photoelectron ratio is about 3 and it meets largely the requirement Simulation obtained with SiPMgain = 10 6 _ 1 pe = 160 fC 
F. SPIROC operating modes
The system on chip has been designed to match the ILC beam structure (figure 10). The complete readout process needs at least 3 different steps: acquisition phase, conversion phase, readout phase, and possibly idle phase. The data (charge and time) stored in the analogue memory are sequentially converted into digital data and stored in a SRAM.
The events stored in the RAM are readout through a serial link when the chip gets the token allowing the data transmission. When the transmission is done, the token is transferred to the next chip. 256 chips can be read out through one serial link
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When an event occurs :
• Charge is stored in analogue memory • Time is stored in digital (coarse) and analogue (fine) memory • Trigger is automatically rearmed at next coarse time flag (bunch crossing ID)
Depth of memory is 16
The data (charge and time) stored in the analogue memory are sequentially converted into digital data and stored in a SRAM.
The events stored in the RAM are readout through a serial link when the chip gets the token allowing the data transmission. When the transmission is done, the token is transferred to the next chip. 256 chips can be read out through one serial link 
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During the acquisition mode, the valid data are stored in analogue memories in each front-end chip during the beam train.
An external signal is available to erase the active column named "No_Trigger". It can be used to erase the column if a trigger was due to noise.
• Conversion mode :
Then, during the conversion mode, the data are converted into digital before being stored in the chip SRAM by following the mapping represented in figure 11 . 36 charges and 36 times stored in SCA are converted for each column. When these 72 conversions are over, data are stored in the memory in order to start a new one for the next column. Finally, during the readout mode, the data are sent to DAQ during the inter-train (20kbits per ASIC per bunch train). The readout is based on a daisy chain mechanism initiated by the DAQ. One data line activated sequentially is used to readout all the ASIC on the SLAB. When all these operations are done, the chip goes to idle mode to save power. In the ILC beam structure 99 % of power can be saved.
The management of all the different steps of normal working (acquisition, A/D measure and read-out) needs a very complex digital part which was integrated in the ASIC [3] .
G. Power pulsing
The new electronics readout is intended to be embedded in the detector. One important feature is the reduction of the power consumption. The huge number of electronic channels makes crucial such a reduction to 25 μWatt per channel using the power pulsing scheme, possible thanks to the ILC bunch pattern: 2 ms of acquisition, conversion and readout data for 198 ms of dead time. However, to save more power, during each mode, the unused stages are off
III. CONCLUSION
The SPIROC chip has been submitted in June 2007 and will be tested in September 2007. It embeds cutting edge features that fulfil ILC final detector requirements including ultra low power consumption and extensive integration for SiPM readout.
The system on chip is driven by a complex state machine ensuring the ADC, TDC and memories control.
The SPIROC chip is due to equip a 10,000-channel demonstrator in 2009 in the frame work of EUDET. 
